Systems Engineering FAQ

Read interesting and informative short articles relevant to systems engineering and projects.

Q. VHDL is a hardware description language used in the design of FPGAs. Why do you describe it as a requirements language?

Share

Share on linkedin
Share on facebook
Share on twitter
Share on email

Answered by Robert Halligan

Although VHDL has “Hardware Description Language” in its name, its behavioral modeling syntax includes logic operators, viz.: and, or, nand, nor, xor, xnor and not, plus other types of operators such as relational, shift, and arithmetic, enabling solution-free behaviour to be specified. VHDL does not require components to be defined; it is capable of black-box behavioural description. Ipso facto, VHDL is a requirements language (but not only a requirements language, it is also a design language). The same is true for many other behavioral modeling languages – they can be used to describe both requirements and design.

Share

Share on linkedin
Share on facebook
Share on twitter
Share on email

 

2105_PPI-WEB_Ad-template

Make 2022 A Year of Learning Improvement

PPI's 2022 full course schedule is now live. Click here and register your interest today!

PPI_Logo_Symbol_Only.png
FREE Monthly SE Industry News?
Scroll to Top